# WFD Version 9 as on April 8, 2004

#### **Command Summary**

Function	R/W	Bits	Words	Description
	/ · · ·			ard Functions
F0A8/F16A8	RW	16	1	Read/Write Board Control Register (BCR)
F0A9/F16A9	RW	16	1	Read/Write Xilinx Select Register (XSR)
F0A10/F16A10	RW	16	1	Read/Write JTAG Control Register (JCR)
F16A12	W	16	1	Write Data to memory
			Cha	nnel Functions
F0A0	R	24	32/2	Read Data from FIFO
F0A1	R	24	1536	Read Histograms
F0A2	R	24	1	Read Baseline
F0A3	R	24	16	Read Special Scalers
F1A0/F17A0	RW	16	512	Read/Write LUT
F1A1/F17A1	RW	24	1	Read/Wrire CSR
F1A2/F17A2	RW	16	1	Read/Write Trg
F1A3/F17A3	RW	16	1	Read/Write Win
F1A5/F17A5	RW	16	16	Read/Write Bunch Pattern
F1A6	R	16	1	Read Delimiter Counter
F1A7/F17A7	RW	16	1024	Read/Write Maximum/CFD Correction
F8A1				Copy Histograms to Memory
F9A0				Global reset
F9A1				Reset Scalers and Histograms
F9A2				Reset Address Pointers, Empty FIFOs
F9A3				Reset Revolution Counter
F9A6				Reset Delimiter Counter
		M	emory (	Controller Functions
F0A0	R	16	49/4	Read Data from Memory
F0A1	RW	16	1	Read/Write Memory Controller CSR (MCSR)
F1A0/F17A0	RW	16	1	Read/Write Memory Pointer Lo16 (do this first)
F1A1/F17A1	RW	16	1	Read/Write Memory Pointer Hi16

### BCR Summary (F0A8/F16A8, 16 bit)

Bit	R/W	Description
0	RW	Clock Select
1	R	0 – Reserved
2	RW	JTAG Select
3	W	Pulse 'PROG'
7:4	RW	BunchZ Delay
11:8	RW	Same Words to memory
14:12	R	0 – Reserved
15	R	'DONE' Status

#### CSR Summary (F1A1/F17A1, 24 bit)

Bit	R/W	Description
0:1	RW	Mode
3:2	RW	Integral Divider
4	RW	Enable Transfer to Memory
5	RW	Fine Histogram Mode
7:6	RW	Channel Number
8	RW	Enable 3-point Filter
9	RW	Enable Maximum Correction
10	RW	Enable 120-bunch Mode
11	RW	Enable 140 Mhz output (not used)
12	RW	Enable Rectangular Lookup
13	RW	Enable Internal Revolution Delimeter
14	R	Histogram to Memory Active
15	RW	Software Delimiter/Delimeter Pending
16	R	FIFO Overflow
17	R	Histogram Reset Active
18	R	Integral Overflow
19	R	Scaler/Hisogram Overflow
20	R	No Inhibit
23:21	R	0 – Reserved

#### Front Panel Summary

Name	Func.	Std.	Description
TTL A	Output	'LVTTL'	140 MHz monitor
TTL B	Output	'LVTTL'	Unused
TTL C	Output	'LVTTL'	Bunch, 15 CLK period, 1 CLK length, syncronized
			with Delayed Bunch Zero
TTL D	Output	'LVTTL'	Delayed Bunch Zero Monitor, 1800 CLK period,
			1 CLK length
ACLK	Input	C-Decoupled	External Clock. $\pm 0.2$ V is enough.
NIM B	Input	NIM	External Delimeter (GCC)
NIM C	Input	NIM	External Inhibit
NIM D	Input	NIM	External Bunch Zero
CH A	Input	Analog	Channel 0 analog input. $\approx 250$ mV full scale.
СНВ	Input	Analog	Channel 1 analog input
СНС	Input	Analog	Channel 2 analog input
CH D	Input	$\operatorname{Analog}$	Channel 3 analog input
Offset	Jumper		Must be set to 'YES' position for negative signals
Offset	VarR		Baseline adjustment. Good number is 240 ampl.
			units for negative signals

Note: So called 'LVTTL' is 100 Ohm source terminated 3 V TTL output, making only 1 V on 50 Ohm load.

Func.	Description	Condition
	Board Functions A8-A9	
Z,C	General Reset to the board and all channels	
I	CAMAC Inhibit is ORed with the front panel Inhibit (Nim??) and is	
	used for the blocking of data streams in all modes.	
	The resulting Inhibit is internally syncronized with BunchZ signal.	
F0A8	Read/Write Board Control Register (BCR):	
F16A8	Bit Description	
(16)	0 R/W Board Clock Select (CAMAC interface is always	
	clocked internally):	
	1 – External clocks from ACLK front panel input	
	0 – Internal 70 MHz clocks from crystal oscillator	
	1 R 0 – Reserved	
	2 R/W Xilinx Chain JTAG select:	
	1 – JTAG controlled by CAMAC F0A10/F16A10	
	0 – JTAG repeated from/to back panel connector	
	3 W 1 – Pulse Xilinx 'PROG' – initiate Xilinx configuration	
	from FLASH EEPROM	
	7:4 R/W Delay of front panel BunchZ (Nim??) to channels in	
	terms of 70 MHz clocks (=12 time units). 2 CLK are	
	always added.	
	11:8 R/W Number of the same words to be transferred to the	
	Memory Controller with F16A12	
	14:12 R 0 - Reserved	
	15 R Xilinx 'DONE' status: 1 – 'DONE'	
	23:16 R 0 – Not used	
F0A9	Read/Write Xilinx Select Register (XSR).	
F16A9		
(16)	• On individual channel Write (F16–F23) or Control (F8–F15) functions all channels with corresponding XSR bit set will recieve the	
	command and data.	
	• On individual channel Read (F0–F7) functions data will be read	
	from the channel with the lowest number for which the XSR bit	
	is set.	
	Nw 23 16 15 5 4 3 2 1 0	
	0 0 MemCntr Ch3 Ch2 Ch1 Ch0	
F0A10	Read/Write JTAG Control Register (JCR).	
F16A10	Nw   23   16   15   3   2   1   0	
(16)	R R R R/W R/W	
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
F16A12	Write: transfer BCR[11:8]+1 words of data to memory. This is for test	
(16)	puposes only.	

Func.	Description								Condition
	Individual Channel Functions A0-A7								
F0A0	Read Data from data FIFO. Q=0 if no data available or if CSR4=1								
(24)	(memory mo	de).	le).						
	In 'WF' mo	des: 32	words pe	r eve	nt:				CSR[1:0]=0,1;
	Nw	23	16	15		8	7 0		CSR4=0
		Point	2[7:0](B)	Poi	nt1[7:0](C		Point0[7:0](R)		
	1		5[7:0](B)		nt4[7:0]	,	Point3[7:0](R)		
	-			•		<u> </u>			
	29	Point	89[7:0](B)			G)	Point87[7:0](R)		
	30		Revolution	on#[.			R#[0] B#[6:0]		
	31		0		Revolu	ıtio	n#[32:17]		
	In 'AT' mod	łe: 2 w	ords per e	vent:					CSR[0:1]=2;
	Nw	23	16	15		8	7 0		CSR4=0
	0	Integr	ral[7:0]	CF	D Time[7	:0]	Amplitude[7:0]		
	1	Rev#		R#	[0] B#[6:	0]	Max Time[7:0]		
	In 'ALL' m	odo: 3	9 words n	or or	ant: wor	de (	)–29 as in 'WF' m	odos	CSR[0:1]=3;
	words 30–31		-		ent, work	us (	o zo as m vvr m	oues,	CSR[0:1]=3; $CSR4=0$
EOA1					- C	•			
F0A1 (24)	Read Histogr Nw	rams: . Len	Descripti		e iormat	1S:			CSR[1:0]=2
(24)	0-119	120	Bunch#		oram				or CSR[1:0]=3
	120–127	8	$\frac{\text{Bunch}_{H}}{\text{Must rea}}$		<u> </u>				0511[1:0]=3
	128-255	128			stogram	for	unpolarized bunch	nes.	
			-				nits, the histogram c		
			ers the w	hole	range of	amp	olitude values.		
	256-383	128	Same for	posi	tive polar	izat	ion bunches		
	384-511	128					tion bunches		
	511–1535	1024					olitude histogram.	De-	
			pendent						
				Ch		Ra	· ·		
			Ampl	32			Coarse) 55, Full		
			Time	$\frac{32}{32}$	2		inB*2):(WinB*2+65	3)	
				52		•	/3 of the whole range	·	
					CSR5		$\frac{7}{(\text{Fine})}$	,	
			Ampl	16	8	Trg	gH:(TrgH+127),		
							of the whole range		
			Time	64	1	(W	inB*2):(WinB*2+65	3),	
						$\approx 1$	/3 of the whole range	ge	
			The read	out is	s raw-wis	e, l <i>e</i>	eft to right, so that f	$_{ m irst}$ $  $	
							al amplitude values		
			T=0, the		_		1		
			·						

Func.	Description Condi								
F0A2	Read current Baseline Average values. Mainly intended for test purposes.								
(24)	As the	e values	are cons	stantly changing and no latching is provided, there					
	is no g	guarant	ee that t	he reading is always absolutely correct.					
		Nw	23	16   15 8   7 0					
		0	Mean2	[7:0](B) Mean1 $[7:0](G)$ Mean0 $[7:0](R)$					
F0A3	Dond	Dood Chariel Cooleys, 16 words in pairs (La III) represent values of 9							
(24)		Read Special Scalers: 16 words in pairs (Lo,Hi) represent values of 8 32-bit scalers. Bits [19:16] of each word are the word number in the							
(24)			-	nt contents of all of the sclaers is latched on the	or CSR[1:0]=3				
	_			of the first scaler, so that even while scaling is in	0510[1.0]=3				
		_	_	rrespond to a single moment of time. Words 10–15					
				t be read out to complete the sequence.					
	Nw	23 20							
	0	0	0	+Pol bunches through both cuts, [15:0]					
	$\frac{0}{1}$	0	1	Same, [31:16]					
	$\frac{1}{2}$	0	2	-Pol bunches through both cuts, [15:0]					
	3	0	3	Same, [31:16]					
	$\frac{3}{4}$	0	4	0-Pol bunches through both cuts, [15:0]					
	5	0	5	Same, [31:16]					
	6	0	6	Filled bunches through AT cut, Int <ll, [15:0]<="" td=""><td></td></ll,>					
	7	0	7	Same, [31:16]					
	8	0	8	Filled bunches through AT cut, Int>UL, [15:0]					
	9	0	9	Same, [31:16]					
	10	0	10	0					
		0		0					
	15	0	15	0					
D1 4 0	D 1/	TT7 1 1		D 11 (TTT) 710 1					
F1A0				Tables (LUT), 512 words:					
F17A0				limits for Time(Amplitude) lookup table, Lo byte Time at the given Amplitude, Hi byte – the upper					
(16)				are the limits for the Integral (Amplitude) lookup					
			ame mai	÷ ( - / / - / / / - / / / - / / / / - / / / / - / / / / - / / / / / / - /					
	tubic i			15 8   7 0					
		$\frac{1}{0}$		T UL if A=0 [7:0] T LL if A=0 [7:0]					
		$\frac{0}{1}$		T UL if A=1 [7:0] T LL if A=1 [7:0]					
			0						
		255	0	Γ UL if A=255 [7:0]   T LL if A=255 [7:0]					
	255 0 1 UL if A=255 [7:0] 1 LL if A=255 [7:0] 256 0 I UL if A=0 [7:0] 1 LL if A=0 [7:0]								
			0						
		511	0	I UL if A=255 [7:0]   I LL if A=255 [7:0]					
	Noto		l l	sidered to be good if the given parameter is strictly					
				cictly lower than the corresponding limit, so that					
	_			=					
	values of Time and Integral 0 and 255 are always forbidden.								

Func.	Descript	tion		Condition	
F1A1	Read/Write Control and Status Register (CSR):				
(24)	0:1	R/W	Mode of operation:		
F17A1		,	0 - RAW, signal waveform as is $+B#/R#$ .		
(16)			1 – 'SUBMEAN', waveform with baseline substrac-		
			tion and signal inversion +B#/R#.		
			2 - AT', A/T/I/TMax/B#/R#, scalers active.		
			3 - 'ALL', slow readout of waveform and calculated		
			parameters, scalers active.		
	3:2	R/W	Integral divider: Calculated integral is divided by $2^{CSR[3:2]+2}$ in order to fit into a 8-bit value.		
	4	R/W	1 – Transfer data to memory as soon as it's ready.		
		,	0 – Direct FIFO readout		
	5	R/W	1 – Fine 2D histogram		
			0 – Coarse 2D histogram		
	7:6	R/W	0-3 – Channel Number. Should be programmed by		
			the software to have the channel identification in the		
			events stored to memory.		
	8	R/W	1 – Enable 3-point Filter		
	9	R/W	1 – Enable Maximum Correction		
	10	R/W	1 – 120 Bunch mode		
		- /	0 – 60 Bunch mode		
	11	R/W	1 – Enable 140 MHz output (Not used any more)		
	12	R/W	1 – In 'AT' mode, use Rectangular Lookup instead of		
			LUTs for the events going to FIFO or memory. No		
			effect in other modes. No effect on scaler/histogram		
	19	D/W	performance.		
	13	R/W	1 – Internal delimeter from revolution counter /29		
	14	R	0 – External delimeter from the front panel.  1 – Histogram transfer to memory active, should be 1		
	14	I T	about 20 $\mu$ s after F8A1 (never tested).		
	15	W	1 – Software delimeter (will immediately transfer the		
		''	delimeter to memory if CSR4=1 and no INH).		
		R	1 – Delimiter pending.		
	16	R	1 – FIFO Overflow.		
	17	R	1 during Scaler Reset routine about 20 μs after F9A1.		
	18	R	1 – Integral Overflow: set if the integral $/2^{CSR[3:2]+2}$		
			exceeds 255.		
	19	R	1 – Scaler Overflow: set if one of the special scalers or		
			histogram bins exceeds $2^{32}$ or $2^{24}$ correspondingly.		
	20	R	1 if event selection is not forbidden. Should reflect a		
			NOR of crate INHIBIT and front panel INH.		
	23:21	R	– Reserved. Must read 0.		
			bits (CSR16, CSR18, CSR19) are set once the error		
	occurs a	ind rese	t by writing new data to CSR.		

Func.	Description	Condition						
F1A2	Read/Write Trigger and low limit Register (Trg):							
F17A2 (16)	Trg[7:0] – Low level trigger threshold in trems of RAW signal. In 'WF' modes the signal is put into the waveform FIFO and the baseline value is NOT calculated if the RAW signal has points lower than the TWR[7:0]. In other modes only used to block baseline calculations. Trg[15:8] – Used as low limit in amplitude for:							
	<ul> <li>2D histogram in Fine mode (CSR5=1)</li> <li>Rectangular lookup window if enabled (CSR12=1)</li> </ul>							
F1A3	Read/Write Window Register (Win):							
F17A3 (16)	Win[7:0] – Beginning of the sensitive window from BunchZ, in point frequency units, (1/6 of 70 MHz clock period = 2x time unit). Must never be set to 0. If even 0 is written, the value will be set to 1. Also 2x this value is used as low limit in time for:							
	<ul><li>2D histogram</li><li>Rectangular lookup window if enabled (CSR12=1)</li></ul>							
	•							
	Win[15:8] – End of sensitive window, same units. If set to $\geq 90$ , the window will remain open till the end of the bunch period.							
F1A5	Read/Write Bunch Pattern, 16 words. Two bits +Bn and -Bn are used							
F17A5	to designate bunch polarity:							
(16)	+Bn   -Bn   Bunch Signatire							
	0 0 Not Filled							
	$egin{array}{ c c c c c }\hline 1 & 0 & \mathrm{Positive} \\\hline 0 & 1 & \mathrm{Negative} \\\hline \end{array}$							
	1 1 Unpolarized							
	The format is:							
	$Nw \mid 23 \mid 16 \mid 15 \mid 14 \dots 9 \mid 8 \mid 7 \mid 6 \dots 1 \mid 0 \mid$							
	0 0 -B7B0 +B7 +B0							
	1 0 -B15B8 +B15 +B8							
	14 0 -B119B112 +B119 +B112							
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$							
F1A6	Read current Delimeter Counter value.							
(16)	Ticad current Dennieter Counter value.							
F1A7	Read/Write Maximum/CFD correction tables, 1024 words. Never has	CSR9=1						
F17A7	been seriously tested, but does no harm when tables are programmed							
(16)	with 0 and CSR9=1.							
	Each word of the Maximum correction table represents:							
	CORR[3:0] – addition MC to the defined maximum value if it is found							
	at R point  COPP[7:4] the same if found at C point							
	CORR[7:4] – the same if found at <b>G</b> point $CORR[11:8]$ – the same if found at <b>B</b> point							
	Colorelation one same it found as a point							

Func.		escription				Condition				
			$\overline{\mathrm{DR}[9:0]}$ of the max	imum correction da	ta is formed of:					
				(bits [6:2]) of the w						
		=	-	eceeding the point of						
				oit, it's set to the l	ngnest possible					
		<del>-</del>	owest possible nega		. J :					
			· · · · · · · · · · · · · · · · · · ·	7:3] DM of the defin						
				ch word represents						
	o]	d correction. Th	is number is subtra	acted from the corre	ected maximum					
	value before dividing it by 4 to form the CFD threshold. Each of R, G									
	and B points is compared to it's own corrected threshold. This correc-									
	ti	on should, of cou	irse, be proportion	al to the corrected r	maximum value					
	C	M[7:0] to make a	a real CFD.							
	S	o the format is:								
	l ∼ Nw	15   12	11 8	<b>I</b> 7 4	l 3	   0				
-	0	CFD <b>R</b> CM=0	MC <b>B</b> DM=0 DF=0	MC <b>G</b> DM=0 DF=0	MC <b>R</b> DM=0 DF=0	~				
_	1	CFD G CM=0	MC B DM=0 DF=1	MC G DM=0 DF=1	MC R DM=0 DF=1					
_	3	CFD <b>B</b> CM=0 X	MC <b>B</b> DM=0 DF=2 MC <b>B</b> DM=0 DF=3	MC <b>G</b> DM=0 DF=2 MC <b>G</b> DM=0 DF=3	MC R DM=0 DF=2 MC R DM=0 DF=3					
_	4	CFD R CM=1	$MC \mathbf{B} DM=0 DF=4$	$MC \mathbf{G} DM=0 DF=4$	MC R DM=0 DF=4					
_	5 6	CFD <b>G</b> CM=1 CFD <b>B</b> CM=1	MC <b>B</b> DM=0 DF=5 MC <b>B</b> DM=0 DF=6	MC <b>G</b> DM=0 DF=5 MC <b>G</b> DM=0 DF=6	MC R DM=0 DF=5 MC R DM=0 DF=6					
_	7	X	MC <b>B</b> DM=0 DF=7	MC <b>G</b> DM=0 DF=7	MC R DM=0 DF=7					
_		GED B GM o	MCD DM + DD 0	I MO O DM 1 DE 0	MOD DM 1 DE 0					
_	32	CFD <b>R</b> CM=8 CFD <b>G</b> CM=8	MC <b>B</b> DM=1 DF=0 MC <b>B</b> DM=1 DF=1	MC <b>G</b> DM=1 DF=0 MC <b>G</b> DM=1 DF=1	MC R DM=1 DF=0 MC R DM=1 DF=1	_				
_	34	CFD <b>B</b> CM=8	MC <b>B</b> DM=1 DF=2	MC <b>G</b> DM=1 DF=2	MC R DM=1 DF=2					
_	35	X	MC <b>B</b> DM=1 DF=3	MC <b>G</b> DM=1 DF=3	MC R DM=1 DF=3					
_	1020	CFD <b>R</b> CM=255	MC <b>B</b> DM=31 DF=28	MC <b>G</b> DM=31 DF=28	MC R DM=31 DF=					
_	1021	CFD <b>G</b> CM=255 CFD <b>B</b> CM=255	MC <b>B</b> DM=31 DF=29 MC <b>B</b> DM=31 DF=30	MC <b>G</b> DM=31 DF=29 MC <b>G</b> DM=31 DF=30	MC R DM=31 DF= MC R DM=31 DF=					
_	1023	X	MC <b>B</b> DM=31 DF=31	MC <b>G</b> DM=31 DF=31	MC R DM=31 DF= $MC R DM=31 DF=$					
F8A1	C	opy Histograms	to memory. CSR14	reflects the status o	f the operation.	 CSR4=1				
		ever tested.	00 111011101]. 081011	10110000 0110 00000 000 0	г онго орогооногон.	0.0101				
F9A0	G	eneral Reset to	the channel: resets	all registers, addre	ss pointers and					
				al values, which is u	•					
		~	ents of the histogra		as along of Boos					
F9A1				and special scalers.	CSB17 reflects					
		ne status of the o	~	and special scarcis.						
F9A2			_	ntial operations such	as: histogram					
1 0112					_					
	and special scalers read, LUT read/write etc. Also resets both FIFOs to the empty state  In 'ALL' mode, this signal is generated internally after event readout, so that you can safely read out scalers and histor starting at address 0.									
	so that you can safely read out scalers and histos starting at address 0 after the event readout.									
F9A3		Reset Revolution Counter. After this operation the counter will start								
T 9A3				=						
		•	ns omy after the n	rst allowing edge of						
EOAC		on.	ounton If the Jelie-	actor nogue - ti	ding it will also					
F9A6			ounter. It the delin	neter request is pend	iing, it will also					
	D	e reset.								

Nw   23   16   15   8   7   0   0   0   Channel CSR[15:0]   1   0   Point1[7:0](G)   Point0[7:0](R)   2   0   Point5[7:0](R)   Point2[7:0](B)   3   0   Point5[7:0](B)   Point4[7:0](G)   45   0   Revolutio#[8:1]   R#[0] B#[6:0]   47   0   Revolutiom#[24:9]   48   0   0   Revolutiom#[24:9]   48   0   0   Revolutiom#[32:25]   In 'AT' mode: 4 words per event:    Nw   23   16   15   8   7   0   O   Reversion   R#[0] B#[6:0]   O   R#[0] B#[0]   O   R#[0] B#[0] B#[0]   O   R#[0] B#[0] B#[0]   O   R#[0] B#[0] B#[0]   O   R#[0] B#[0] B#[	Func.	Description						
F16A0			M	emory Controller Functions				
Of data in the memory by reading out the pointer after the datastream is stopped. The event formats are:   In 'WF' modes: 49 words per event:   Nw   23	F0A0	Read/Write	data from	to memory, increment memory pointer. Q=1 al-				
is stopped. The event formats are:   In 'WF' modes: 49 words per event:   Nw   23   16   15   8   7   0   0   Channel CSR[15:0]   1   0   Points[7:0](R)   Pointo[7:0](R)   2   0   Points[7:0](R)   Points[7:0]	F16A0	ways, so it's	the respons	sibility of the software to keep track of the amount				
In 'WF' modes: 49 words per event:   Nw   23   16   15   8   7   0	(16)	of data in the	he memory	by reading out the pointer after the datastream				
Nw   23   16   15   8   7   0   0   0   Channel CSR[15:0]   1   0   Point1[7:0](R)   Point2[7:0](R)   2   0   Point3[7:0](R)   Point2[7:0](R)   3   0   Point5[7:0](R)   Point4[7:0](G)   45   0   Point5[7:0](R)   Point4[7:0](G)   46   0   Revolutio#[8:1]   R#[0] B#[6:0]   47   0   Revolutiom#[24:9]   48   0   0   Revolutiom#[24:9]   48   0   0   Revolutiom#[32:25]   In 'AT' mode: 4 words per event:		is stopped.	The event	formats are:				
Nw   23   16   15   8   7   0		In 'WF' mo	odes: 49 wo	ords per event:	CSR[1:0]=0,1;			
1		Nw	23 16	15 8   7 0	•			
2		0	0	Channel CSR[15:0]	MC5R0=1			
3		1	0	$Point1[7:0](G) \qquad Point0[7:0](R)$				
A5			0	$Point3[7:0](R) \qquad Point2[7:0](B)$				
A6		3	0	$Point5[7:0](B) \qquad Point4[7:0](G)$				
A6		45	0	D-:+00[7 0](D) D-:+00[7 0](C)				
A7								
$ \begin{array}{ c c c c c c c c } \hline & 48 & 0 & 0 & Revolution\#[32:25] \\ \hline & In 'AT' mode: 4 words per event: \\ \hline & Nw & 23 & 16 & 15 & 8 & 7 & 0 \\ \hline & 0 & 0 & Channel & CSR[15:0] & Integral[7:0] & 2 & 0 & Max & Time[7:0] & Integral[7:0] & 3 & 0 & Rev\#[8:1] & R\#[0] & B\#[6:0] \\ \hline & In 'ALL' mode: 49 words per event; words 0-45 as in 'WF' modes, words 46-48 as words 1-3 in 'AT' mode. \\ \hline & In 'AT' and 'ALL' modes delimiters may appear in the datastream transferred to memory. The delimiter format is (2 words):  \hline & Nw & 23 & 16 & 15 & 8 & 7 & 0 \\ \hline & 0 & 0 & Channel & CSR[15:0] & \\ \hline & 1 & 0 & Delimiter & Counter[15:0] & \\ \hline & If the software issues & F8A1 command (never tested), the copy of the channel internal histograms will appear in the memory datastream. The format of the block is (3073 words):  \hline & Nw & 23 & 16 & 15 & 8 & 7 & 0 \\ \hline & 0 & 0 & Channel & CSR[15:0] & \\ \hline & 1 & 0 & Bin0 & of & Bunch\# & Histo & [15:0] \\ \hline & 2 & 0 & 0 & Bin0 & of & Bunch\# & Histo & [23:16] \\ \hline & 3-240 & 0 & The rest & of & Bunch\# & Histo & in such pairs \\ \hline & 241-256 & 0 & 0 & \\ \hline & 257-512 & 0 & & Amplitude & Histo & for unpolarized bunches \\ \hline \hline \end{tabular} $								
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$								
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $				,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				
$ \begin{array}{ c c c c c c c c c } \hline Nw & 23 & 16 & 15 & 8 & 7 & 0 \\ \hline 0 & 0 & Channel & CSR[15:0] \\ \hline 1 & 0 & CFD & Time[7:0] & Amplitude[7:0] \\ \hline 2 & 0 & Max & Time[7:0] & Integral[7:0] \\ \hline 3 & 0 & Rev\#[8:1] & R\#[0] & B\#[6:0] \\ \hline \hline In 'ALL' & mode: & 49 & words per event; & words & 0-45 & as in 'WF' & modes, & words & 46-48 & as & words & 1-3 & in 'AT' & mode. \\ \hline In 'AT' & and 'ALL' & modes & delimiters & may & appear & in & the & datastream & CSR[0:1] & CSR[4=1] & MCSR0=1 \\ \hline Nw & 23 & 16 & 15 & 8 & 7 & 0 \\ \hline 0 & 0 & Channel & CSR[15:0] & MCSR0=1 \\ \hline If & the & software & issues & F8A1 & command & (never & tested), & the & copy & of & the & channel & internal & histograms & will & appear & in & the & memory & datastream. & The & format & of & the & block & is & (3073 & words): \\ \hline Nw & 23 & 16 & 15 & 8 & 7 & 0 \\ \hline 0 & 0 & Channel & CSR[15:0] & & & MCSR0=1 \\ \hline Nw & 23 & 16 & 15 & 8 & 7 & 0 \\ \hline 0 & 0 & Channel & CSR[15:0] & & & MCSR0=1 \\ \hline 1 & 0 & Bin0 & of & Bunch\# & Histo & [15:0] \\ \hline 2 & 0 & 0 & Bin0 & of & Bunch\# & Histo & [23:16] \\ \hline 3-240 & 0 & The & rest & of & Bunch\# & Histo & in & such & pairs \\ \hline 241-256 & 0 & & & & & & & & & & & & & & & & & $			_	·	CSR[0:1]=2; CSR4=1:			
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $					MCSR0=1			
$ \begin{array}{ c c c c c c } \hline 2 & 0 & \text{Max Time}[7:0] & \text{Integral}[7:0] \\ \hline 3 & 0 & \text{Rev}\#[8:1] & \text{R}\#[0] \text{ B}\#[6:0] \\ \hline \\ \text{In 'ALL' mode: } 49 \text{ words per event; words } 0-45 \text{ as in 'WF' modes, words } 46-48 \text{ as words } 1-3 \text{ in 'AT' mode.} \\ \hline \\ \text{In 'AT' and 'ALL' modes delimiters may appear in the datastream transferred to memory. The delimiter format is (2 \text{ words}):  \hline \begin{array}{c c c c c c c c c c c c c c c c c c c $				<u>.</u> 1				
In 'ALL' mode: 49 words per event; words 0–45 as in 'WF' modes, words 46–48 as words 1–3 in 'AT' mode.  In 'AT' and 'ALL' modes delimiters may appear in the datastream transferred to memory. The delimiter format is $(2 \text{ words})$ :  Nw 23 16 15 8 7 0  O O Channel CSR[15:0]  If the software issues F8A1 command (never tested), the copy of the channel internal histograms will appear in the memory datastream. The format of the block is $(3073 \text{ words})$ :  Nw 23 16 15 8 7 0  O Channel CSR[15:0]  In the software issues F8A1 command (never tested), the copy of the channel internal histograms will appear in the memory datastream. The format of the block is $(3073 \text{ words})$ :  Nw 23 16 15 8 7 0  CSR[15:0]  Delimiter Counter[15:0]  Nw 23 16 15 8 7 0  Delimiter Counter[15:0]  The format of the block is $(3073 \text{ words})$ :  No Channel CSR[15:0]  Delimiter Counter[15:0]  The format of the block is $(3073 \text{ words})$ :  No Counter[15:0]  The format of Bunch# Histo [15:0]  Delimiter Counter[15:0]  The format of the block is $(3073 \text{ words})$ :  No Counter[15:0]  An application of Bunch# Histo [15:0]  An application of Bunch# Histo in such pairs [15:0]  An application of Bunch# Histo in such pairs [15:0]  An application of Bunch# Histo in such pairs [15:0]  An application of Bunch# Histo in such pairs [15:0]  An application of Bunch# Histo in such pairs [15:0]  An application of Bunch# Histo in such pairs [15:0]  An application of Bunch# Histo in such pairs [15:0]  An application of Bunch# Histo in such pairs [15:0]  An application of Bunch# Histo in such pairs [15:0]  An application of Bunch# Histo in such pairs [15:0]  An application of Bunch# Histo in such pairs [15:0]  An application of Bunch# Histo in such pairs [15:0]  An application of Bunch# Histo [								
words 46–48 as words 1–3 in 'AT' mode.  In 'AT' and 'ALL' modes delimiters may appear in the datastream transferred to memory. The delimiter format is $(2 \text{ words})$ :  Nw   23   16   15   8   7   0    O   O   Channel CSR[15:0]  If the software issues F8A1 command (never tested), the copy of the channel internal histograms will appear in the memory datastream. The format of the block is $(3073 \text{ words})$ :  Nw   23   16   15   8   7   0    O   O   Channel CSR[15:0]  In   O		3	U	Rev#[8:1]   R#[0] B#[6:0]				
In 'AT' and 'ALL' modes delimiters may appear in the datastream transferred to memory. The delimiter format is $(2 \text{ words})$ :    Nw   23   16   15   8   7   0     0   0   Channel CSR[15:0]     1   0   Delimiter Counter[15:0]     If the software issues F8A1 command (never tested), the copy of the channel internal histograms will appear in the memory datastream. The format of the block is $(3073 \text{ words})$ :    Nw   23   16   15   8   7   0     0   0   Channel CSR[15:0]     1   0   Bin0 of Bunch# Histo [15:0]     2   0   0   Bin0 of Bunch# Histo [23:16]     3-240   0   The rest of Bunch# Histo in such pairs     241-256   0   0     257-512   0   Amplitude Histo for unpolarized bunches				- '	CSR[0:1]=3;			
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		words 46–48	3 as words	1–3 in 'AT' mode.	CSR4=1; MCSR0=1			
		In 'AT' an	d 'ALL' r	nodes delimiters may appear in the datastream	CSR[0:1]=2,3;			
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		${ m transferred}$	to memory.	The delimiter format is (2 words):	· ·			
If the software issues F8A1 command (never tested), the copy of the channel internal histograms will appear in the memory datastream. The format of the block is (3073 words):     Nw 23 16 15 8 7 0   0 0 Channel CSR[15:0]   1 0 Bin0 of Bunch# Histo [15:0]   2 0 0 Bin0 of Bunch# Histo [23:16]   3-240 0 The rest of Bunch# Histo in such pairs   241-256 0 0   257-512 0 Amplitude Histo for unpolarized bunches		Nw	23 16		MCSR0=1			
If the software issues F8A1 command (never tested), the copy of the channel internal histograms will appear in the memory datastream. The format of the block is (3073 words):     Nw 23 16 15 8 7 0   0 0 Channel CSR[15:0]   1 0 Bin0 of Bunch# Histo [15:0]   2 0 0 Bin0 of Bunch# Histo in such pairs   3-240 0 The rest of Bunch# Histo in such pairs   241-256 0 0   257-512 0 Amplitude Histo for unpolarized bunches		0	0	Channel CSR[15:0]				
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		1	0	Delimiter Counter[15:0]				
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		If the softw	are issues	F8A1 command (never tested), the copy of the	CSR4=1;			
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		channel inte	ernal histog	rams will appear in the memory datastream. The	MCSR0=1			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		format of the	ne block is (	(3073 words):				
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		Nw	v   23 16	15 8 7 0				
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		(	0	Channel CSR[15:0]				
			1 0	Bin0 of Bunch# Histo [15:0]				
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		2	2 0					
257–512 0 Amplitude Histo for unpolarized bunches				The rest of Bunch# Histo in such pairs				
				0				
1 513-768 I II I Same for nogitive polarization bunches I I								
		513-768		Same for positive polarization bunches				
769–1024 0 Same for negative polarization bunches		_						
1025–3072   0 2D AT Histogram		1025-3072	4   U	ZD A1 Histogram				

Func.	Description								
	Import	Important Note: The type and size of each block of data is determined							
	by the combination of bits in the first word of the block – CSR[15:0]:								
	CSR15 CSR14 CSR[1:0] Len Type								
	0	0	0	0 49 Waveform in 'RAW' mode					
	0	0	1	49	Waveform in 'SUBMEAN' mode				
	0	0	2	4	Event parameters in 'AT' mode				
	0	0	3	49	Waveform and params in 'ALL' mode				
	1	0	X	2	Delimiter				
	0	1	X	3073	Histograms				
Do A.	D 1/11		~	. 11	COD (MCOD)				
F0A1	Read/V	Vrite Me	emory Co	ontrolle	r CSR (MCSR):				
F16A1	0	R/W	1 – Enal	ole Acc	epting Data.				
(16)			0 – Data	ı comir	ng from channels is lost				
	1	R/W	1 – Ena	ble rea	dout caching. When this bit goes to				
					emory pointer takes effect with F1A1,				
				he corresponding SDRAM page is read to the readout					
					$\approx 15 \mu \mathrm{s}$ for this operation.				
					out from SDRAM				
	2	R/W			STCAMAC L2 operation. Data on the				
					changed so, that the controller latches				
					ges of CAMAC S1 strobe, except for				
					ge of the first S1. Only useful when				
			MCSR1=1.						
		0 – Standard CAMAC operation							
	15:3	R/W	Reserved	1					
F1A0	Read Lo16/Hi16 Memory Address Pointer. The current value of the								
F1A1	pointer is latched on F1A0, so that the whole value always corresponds								
(16)	to a single moment of time, and the Lo16 part should be read first.								
F17A0	Write Lo16/Hi16 Memory Address Pointer. The value of the pointer								
F17A1	takes effect on F17A1, so the Lo16 part should be written first with								
(16)	F17A0. The new SDRAM page is read to the readout cache on F17A1								
	if MCSI	R1=1. A	$Allow \approx 1$	$15\mu s$ fo	r this operation.				

## **FIFO**s

The depth of the event FIFO depends on the current mode:

Mode	Events	Words
'RAW'	16	512
'WF'	16	512
'AT'	256	512
'ALL'	1	32

In waveform modes FIFO is never overritten, events are not accepted if the FIFO is full. In this case next event gets into FIFO only after the earliest event was comletely read out.

In 'AT' mode the FIFO is always overriten even if it's FULL, so that if you are not in time with reading parameters, you will always accept the new ones. Yet precautions are taken that both parameter words read always belong to the single event.

In 'ALL' mode, events are not accepted during readout and several microseconds after it.

In all modes in case the FIFO is empty, Q-reply will be 0 on an attempt to read data. Naturally, address pointers are not incremented in this case.

If ever a FIFO overflow occurs, CSR16 is set and can only be cleared by General Reset or writing data to CSR.